positive-triggered set-reset flip-flop using inverters

The standard set-reset flip-flop circuit con- sists of two cross-coupled NAND gates and is set and reset by applying a logic `O` level to the appropriate input. The circuit shown in the figure is triggered by a logic `I ` and uses inverters.