Beta LAYOUT - Multi-dimensional circuit carriers using additive manufacturing
Prototypes for new printed circuit boards (PCBs) created with EOS technology
Beta LAYOUT - Multi-dimensional circuit carriers using additive manufacturing
At the beginning of 2016, many people were writing about the end of Moore's Law, anticipating that the performance of computer chips would no longer be doubling every two years. The reason for this is that the structures on the processors themselves are already within a few nanometers of what is possible. Further reductions are almost impossible from a technical point of view. In order to continue improving performance, manufacturers are working on the architecture, which stacks multiple structural layers on top of one another. A similar approach has already been established within the field of circuit carriers. The German firm of Beta LAYOUT GmbH has successfully harnessed EOS technology to manufacture and test the prototypes for these innovative carriers.
Elektor is committed to providing high-quality content on electronics, catering to tens of thousands of paying members. As part of this commitment, Elektor has launched Premium, an initiative that offers exclusive online articles to members sometimes even before they appear in the magazine.
Every day, members can access in-depth articles that showcase the best of Elektor's premium content.
This initiative aims to reward members with early access. Once logged in, members can easily enjoy this exclusive content and engage in discussions about featured projects. While Premium adds to the existing resources available, Elektor will continue to provide a wealth of free information.
Join the Elektor community today to take advantage of Premium and other benefits!
Login
No account yet?Register for free!
Forgot password?
Please enter your email address. Instructions for resetting the password will be emailed to you now.
Discussion (0 comments)