| A clock design in a FPGA written mostly in VHDL. I have two designs available. Both are synthesized to a Altera MAX FPGA EPM1270T144C5, JTAG...
More about DCF77 (12)
€5 (FREE for Members)
| This program is the result of some research into decoding the time signals transmitted bv DCF77 (in Germany) with the aid of a personal c...